Channel Synthesizer
Libraries:
DSP HDL Toolbox /
Filtering
Description
The Channel Synthesizer block combines narrowband signals into a multichannel signal using the polyphase filter bank technique.
The block accepts a real or complexvalued rowvector input data and control signals, and outputs synthesized columnvector and a control signal. You can achieve gigasamplespersecond (GSPS) throughput by using this block. The block implements a polyphase filter, with one subfilter per input vector element. The block supports HDL code generation and hardware deployment.
Examples
Ports
Input
data — Input data
realvalued row vector  complexvalued row vector
Input data, specified as a real or complexvalued row vector.
The vector length must be a power of 2 and in the range [4, 64].
You can use double
and single
data types for
simulation, but not for HDL code generation.
Data Types: fixed point
 single
 double
 int8
 int16
 int32
 uint8
 uint16
 uint32
Complex Number Support: Yes
valid — Indicates valid input data
scalar
Control signal that indicates if the input data is valid. When
valid is 1
(true
), the
block captures the values from the input data port. When
valid is 0
(false
), the
block ignores the values from the input data port.
Data Types: Boolean
reset — Clears internal states
scalar
Control signal that clears internal states. When reset is
1
(true
), the block stops the current
calculation and clears internal states. When the reset is
0
(false
) and the input
valid is 1
(true
), the
block captures data for processing.
For more reset considerations, see the Reset Signal section on the Hardware Control Signals page.
Dependencies
To enable this port, on the Control Ports tab, select the Enable reset input port parameter.
Data Types: Boolean
Output
data — Synthesized output data
complexvalued column vector
Synthesized output data, returned as a complexvalued column vector.
When the input data type is a floatingpoint type, the output data inherits the data type of the input data. When the input data type is an integer type or a fixedpoint type, the Output parameter on the Data Types tab controls the output data type.
The output size is same as the input size and is equal to the number of frequency bands or IFFT length. The output order is bit natural. The output data type depends on the IFFT bit growth, required to avoid overflow, and the data type set in the Output parameter.
Data Types: fixed point
 single
 double
Complex Number Support: Yes
valid — Indicates valid output data
scalar
Control signal that indicates if the data from the output
data port is valid. When valid is
1
(true
), the block returns valid data from
the output data port. When valid is
0
(false
), the values from the output
data port are not valid.
Data Types: Boolean
Parameters
Main
Filter coefficients — Polyphase filter coefficients
[0.0329 0.1218 0.3183 0.4829 0.5469 0.4829 0.5469 0.4829
0.3183 0.1218 0.0329]
(default)  complexvalued vector
Polyphase filter coefficients, specified as a vector of numeric values. If the
number of coefficients is not a multiple of the number of frequency bands or the IFFT
length, the block pads this vector with zeros. The default filter specification is a
raisedcosine FIR filter, rcosdesign(0.25,2,4,'sqrt')
. You can
specify a vector of coefficients or a call to a filter design function that returns
the coefficient values. By default, the block casts the coefficients to the same word
length as the input.
Filter structure — HDL filter architecture
Direct form transposed
(default)  Direct form systolic
Specify the HDL filter architecture as one of these values:
Direct form transposed
— This architecture is a fully parallel implementation that is suitable for FPGA and ASIC applications. For architecture and performance details, see Fully Parallel Transposed Architecture.Direct form systolic
— This architecture provides a fully parallel filter implementation that makes efficient use of Intel^{®} and Xilinx^{®} DSP blocks. For architecture and performance details, see Fully Parallel Systolic Architecture.
Complex multiplication — HDL implementation of complex multipliers
Use 4 multipliers and 2 adders
(default)  Use 3 multipliers and 5 adders
Specify the HDL implementation of complex multipliers as either Use 4
multipliers and 2 adders
or Use 3 multipliers and 5
adders
. The speed of the multipliers depends on your synthesis tool
and target device.
Divide butterfly outputs by two — IFFT scaling
on
(default)  off
When you select this parameter, the IFFT implements an overall 1/N scale factor by scaling the result of each pipeline stage by 2, where N is the IFFT length. This adjustment keeps the output of the IFFT in the same amplitude range as its input. If you disable scaling, the IFFT avoids overflow by increasing the word length by one bit at each stage.
Data Types
Rounding mode — Rounding mode for typecasting output
Floor
(default)  Ceiling
 Convergent
 Nearest
 Round
 Zero
Use fixedpoint arithmetic for internal calculations when the input is an integer
or fixedpoint data type. This option does not apply when the input is
single
or double
. For more details, see Rounding Modes.
Saturate on integer overflow — Overflow handling for typecasting output
off
(default)  on
Use fixedpoint arithmetic for internal calculations when the input is an integer
or fixedpoint data type. This option does not apply when the input is
single
or double
. Cast the coefficients and
output of the polyphase filter to the data types you specify. For more information,
see Overflow Handling.
Coefficients — Data type of the coefficients
Inherit: Same word length as
input
(default)  <data type expression>
Cast the polyphase filter coefficients to this data type using the rounding and
overflow settings you specify. When you select Inherit: Same word length
as input
(default), the block selects the binary point using
fixed point
bestprecision rules.
Output — Data type of block output
Inherit: via internal rule
(default)  Inherit: Same as input
 <data type expression>
When you select Inherit: via internal rule
, the block
selects a bestprecision binary point by considering filter coefficients values and
the input data type range. When you select Inherit: Same as
input
, the block casts the output of the polyphase filter to the input
data type, using the rounding and overflow settings you specify.
Control Ports
Enable reset input port — Option to enable reset input port
off
(default)  on
Select this parameter to enable the reset input port. The reset signal implements a local synchronous reset of the data path registers.
Algorithms
The polyphase filter algorithm requires a subfilter for each FFT channel. For more information about the polyphase filter architecture, see the Channelizer (DSP System Toolbox) block reference page.
If the FFT length is N, the block implements N subfilters in the hardware. Each subfilter is an FIR filter direct form transposed or direct form systolic with Num_{Coeffs}/N taps. The block casts the output of the subfilters to the specified Output data type by using the rounding and overflow settings you select and then pipelines filter tap in the subfilter to target the DSP sections of an FPGA.
Latency
The latency varies with the input size and filter structure. After you update the model, the block displays the latency on the block icon. The displayed latency is the number of cycles between the first valid input and the first valid output, assuming that the input is continuous. The filter coefficients and complex multiplication do not affect the latency.
This figure shows the output of the block for a vector input length 8 when you set the
Filter structure parameter to Direct form
transposed
and all other parameters to their default values. The latency of
the block is 19 clock cycles.
This figure shows the output of the block for a vector input of length 8 when you set
the Filter structure parameter to Direct form
systolic
and all other parameters to their default values. The latency of
the block is 31 clock cycles.
Performance
These resource and performance data are the placeandroute results from the generated HDL targeted to the Xilinx Zynq^{®} 7000 ZC706 evaluation board. The two examples in the tables use this common configuration:
1by8 vector
16bit complex input data
Filter structure — Direct form transposed
Filter length — 96 coefficients
Coefficient data type — Same word length as input
Output data type — Same as input
Complex multiplication (default) — Use 4 multipliers and 2 adders
Output scaling — Enabled
The performance of the synthesized HDL code varies with your target and synthesis options.
When you set the Filter structure parameter to Direct
form transposed
, the block achieves a clock frequency of 382 MHz. The design
uses these resources.
Resource  Number Used 

LUT  1953 
FFS  3833 
Xilinx LogiCORE^{®} DSP48  208 
When you set the Filter structure to Direct form
systolic
, the block achieves a clock frequency of 381 MHz. The design uses
these resources.
Resource  Number Used 

LUT  2026 
FFS  3519 
Xilinx LogiCORE DSP48  208 
References
[1] Harris, Fredric J. Multirate Signal Processing for Communication Systems. Upper Saddle River, N.J: Prentice Hall PTR, 2004.
[2] Harris, Frederic J., Chris Dick, and Michael Rice. "Digital Receivers and Transmitters Using Polyphase Filter Banks for Wireless Communications." IEEE^{®} Transactions on Microwave Theory and Techniques. 51, no 4, (April 2003): 1395–1412. https://doi.org/10.1109/TMTT.2003.809176.
Extended Capabilities
C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.
This block supports C/C++ code generation for Simulink^{®} accelerator and rapid accelerator modes and for DPI component generation.
HDL Code Generation
Generate VHDL, Verilog and SystemVerilog code for FPGA and ASIC designs using HDL Coder™.
HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.
This block has one default HDL architecture.
ConstrainedOutputPipeline  Number of registers to place at
the outputs by moving existing delays within your design. Distributed
pipelining does not redistribute these registers. The default is

InputPipeline  Number of input pipeline stages
to insert in the generated code. Distributed pipelining and constrained
output pipelining can move these registers. The default is

OutputPipeline  Number of output pipeline stages
to insert in the generated code. Distributed pipelining and constrained
output pipelining can move these registers. The default is

Version History
Introduced in R2022a
MATLAB Command
You clicked a link that corresponds to this MATLAB command:
Run the command by entering it in the MATLAB Command Window. Web browsers do not support MATLAB commands.
Select a Web Site
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .
You can also select a web site from the following list:
How to Get Best Site Performance
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.
Americas
 América Latina (Español)
 Canada (English)
 United States (English)
Europe
 Belgium (English)
 Denmark (English)
 Deutschland (Deutsch)
 España (Español)
 Finland (English)
 France (Français)
 Ireland (English)
 Italia (Italiano)
 Luxembourg (English)
 Netherlands (English)
 Norway (English)
 Österreich (Deutsch)
 Portugal (English)
 Sweden (English)
 Switzerland
 United Kingdom (English)