Statistics
RANK
3.648
of 300.381
REPUTATION
15
CONTRIBUTIONS
3 Questions
3 Answers
ANSWER ACCEPTANCE
100.0%
VOTES RECEIVED
10
RANK
20.596 of 20.941
REPUTATION
0
AVERAGE RATING
3.90
CONTRIBUTIONS
9 Files
DOWNLOADS
206
ALL TIME DOWNLOADS
38701
RANK
of 168.477
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Refer to the following External Bug Report for a resolution to this issue: https://www.mathworks.com/support/bugreports/2656440...
bijna 4 jaar ago | 5
| accepted
Question
HDL IP Core generation for Xilinx Vivado fails since the year turned from 2021 to 2022
Since returning to the office in 2022, I have been unable to use HDL Workflow Advisor with Xilinx Vivado. I see the following er...
bijna 4 jaar ago | 2 answers | 5
2
answersGenerate C code for HLS?
While HLS does take C/C++ as an input, it typically requires some amount of hardware specification to successfully generate HDL....
bijna 5 jaar ago | 0
| accepted
Question
Generate C code for HLS?
Can I generate C code from MATLAB and Simulink and then feed it into a high-level synthesis (HLS) tool to generate HDL?
bijna 5 jaar ago | 2 answers | 0
2
answersDoes HDL Coder support the VHDL fixed-point and floating-point packages?
No. To ensure full portability and numerical consistency with MATLAB rounding and saturation, HDL Coder generates this functiona...
bijna 5 jaar ago | 0
| accepted
Question
Does HDL Coder support the VHDL fixed-point and floating-point packages?
Does the VHDL code generated by HDL Coder use the IEEE VHDL fixed-point or floating-point packages (IEEE.fixed_pkg.all, IEEE.flo...
bijna 5 jaar ago | 1 answer | 0
