Course Schedule

Prerequisites

Simulink for System and Algorithm Modeling (or Simulink for Automotive System Design or Simulink for Aerospace System Design). Knowledge of C and HDL programming languages.

Programming Xilinx Zynq SoCs with MATLAB and Simulink

This hands-on, two-day course focuses on developing and configuring models in Simulink^® and deploying on Xilinx^® Zynq^®-7000 All Programmable SoCs. The course is designed for Simulink users who intend to generate, validate, and deploy embedded code and HDL code for software/hardware codesign using Embedded Coder^® and HDL Coder^™.

A ZedBoard^™ is provided to each attendee for use throughout the course. The board is programmed during the class and is yours to keep after the training.

Topics include:

Zynq platform overview and environment setup
Introduction to Embedded Coder and HDL Coder
IP core generation and deployment
Using AXI4 interface
Processor-in-the-loop verification
Data interface with real-time application
Integrating device drivers
Custom reference design

Preview the course here.

See detailed course outline

Prerequisites

Simulink for System and Algorithm Modeling (or Simulink for Automotive System Design or Simulink for Aerospace System Design). Knowledge of C and HDL programming languages.

Day 1 of 2
Zynq Platform Overview and Environment Setup	Objective: Configure Zynq-7000 platform and MATLAB environment. Zynq-7000 overview Setting up Zynq platform and software Configuring MATLAB environment Testing connectivity to Zynq hardware
Introduction to Embedded Coder and HDL Coder	Objective: Configure Simulink models for embedded code generation and effectively interpret the generated code. Architecture of an embedded application Generating ERT code Code modules Data structures in generated code Configuring a Simulink model for HDL code generation Using HDL Workflow Advisor
IP Core Generation and Deployment	Objective: Use HDL Workflow Advisor to configure a Simulink model, generate and build both HDL and C code, and deploy to Zynq platform. Configuring a subsystem for programmable logic Configuring the target interface and peripherals Generating the IP core and integrating with SDK Building and deploying the FPGA bitstream Generating and deploying a software interface model Tuning parameters with External Mode
Using AXI4 Interface	Objective: Use various AXI interfaces for data communication between processing system and programmable logic. AXI interface overview AXI4-Lite applications Using AXI4-Stream AXI4 performance considerations
Processor-in-the-Loop Verification	Objective: Use processor-in-the-loop to verify the algorithm running on Zynq platform and profile the execution times in your production algorithm. Processor-in-the-loop (PIL) workflow on Zynq PIL verification with model reference Code execution profiling with PIL PIL considerations

Day 2 of 2
Data Interface with Real-Time Application	Objective: Use the UDP interface to stream data between Simulink and the real-time application running on Zynq platform. Data interface overview Configuring UDP blocks for data streaming Synchronizing data between Simulink and Zynq Data interface with AXI Stream Design partitioning Data interface considerations
Integrating Device Drivers	Objective: Develop device driver interfaces for integrating peripherals on processing system. Workflow for developing device drivers Using the Legacy Code Tool GPIO interface Cross-compiling device drivers
Custom Reference Design	Objective: Create and package reusable IP for Vivado and register custom boards and reference designs. Motivations for a custom reference design Creating reusable IP for Vivado Reference design overview Customizing a reference design Registering board and custom reference design

Course Schedule

Prerequisites

Simulink for System and Algorithm Modeling (or Simulink for Automotive System Design or Simulink for Aerospace System Design). Knowledge of C and HDL programming languages.

Academic Discount

See if you are eligible for discounted pricing for academic users.

Guaranteed to Run

When you register for one of these courses, you can rely on the fact that it won't be canceled or rescheduled for any reason.

Course Schedule

Results 1 - 12 of 12

Dates	Location	Language	Price
22 mei 2019- 23 mei 2019	Australia, Sydney (Chatswood)	English	AUD 2.550
29 mei 2019- 30 mei 2019	India, Bangalore Register today - only 2 seat(s) remaining	English	INR 39.000
30 mei 2019- 31 mei 2019	Japan, 東京都	Japanese	JPY 180.000
30 mei 2019- 31 mei 2019	Korea (Republic Of), Seoul	Korean	KRW 1.125.000
12 jun 2019- 13 jun 2019	India, Hyderabad	English	INR 39.000
27 jun 2019- 28 jun 2019	Germany, München (Ismaning)	English	EUR 1.800
29 jul 2019- 30 jul 2019	US, Massachusetts, Natick	English	USD 1.950
01 okt 2019- 02 okt 2019	Korea (Republic Of), Seoul	Korean	KRW 1.125.000
03 okt 2019- 04 okt 2019	Sweden, Stockholm (City)	English	SEK 18.000
10 okt 2019- 11 okt 2019	Japan, 名古屋市	Japanese	JPY 180.000
11 nov 2019- 12 nov 2019	US, New Mexico, Albuquerque	English	USD 1.950
05 dec 2019- 06 dec 2019	Germany, Dresden	English	EUR 1.800

Results 1 - 12 of 12

The pricing applies for purchase and use in United States, For pricing in other regions Contact Sales. The product price does not include sales, use, excise, value-added, or other taxes. Any applicable taxes, duties, levies, assessments and governmental charges payable in connection with this purchase will be assessed on the order. Refer to Training Policies for more information

Prerequisites

Programming Xilinx Zynq SoCs with MATLAB and Simulink

Prerequisites

Academic Discount

Guaranteed to Run

Course Schedule

Select a Web Site

How to Get Best Site Performance

Americas

Europe

Asia Pacific