I need some guidance on how to create Verilog/VHDL code for any deep learning model using the Deep Learning HDL Toolbox.
The Deep Learning HDL Toolbox documentation states the following: "Deep Learning HDL Toolbox enables you to customize the hardware implementation of your deep learning network and generate portable, synthesizable Verilog and VHDL code for deployment on any FPGA or SoC (with HDL Coder and Simulink)." I am interested in understanding how to generate this HDL code and where it will be located.
- Create Target Object
- Create Workflow Object
- Compile Workflow Object
- Deploy Workflow Object
However, this process doesn't provide the HDL code, and the code generated in the "codegen" folder is a BIN file.
Is there a method or workaround to create .VHD/.V code for a deep learning network?