UVM Verification

Reuse MATLAB and Simulink models in verification processes

Functional verification typically consumes the largest amount of time and resources on ASIC, SoC FPGA, and FPGA design projects.  To improve efficiency, verification teams are adopting Accellera’s Universal Verification Methodology (UVM) standard along with IEEE Standard 1800 SystemVerilog (refer to: Blog Part 6 and Blog Part 10).

The main goal behind this approach is to increase verification efficiency through reusable verification components. However, manually creating and debugging UVM verification components still requires a significant amount of effort (refer to: Blog Part 8).

Since many chip design projects begin as algorithms in MATLAB® or Simulink®, test bench development efforts can be reduced by reusing the MATLAB code or Simulink models in the UVM verification environment. 

HDL Verifier™ can automatically generate a SystemVerilog DPI component from MATLAB code or a Simulink model. This component can be used as a golden reference checker model in a UVM verification scoreboard, as a behavioral digital or analog component model in mixed-signal simulation, or as a sequence item in your UVM verification stimulus.

Generating a UVM verification checker model from the verified system-level algorithm using HDL Verifier SystemVerilog DPI component generation.

For additional information, see HDL Verifier.

See also: HDL Verifier, HDL code generation and verification