![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/22057186_1668788195940.jpg)
Ryan Baird
Followers: 0 Following: 0
English
Statistics
0 Questions
14 Answers
RANK
1.894
of 293.481
REPUTATION
32
CONTRIBUTIONS
0 Questions
14 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
4
RANK
of 20.033
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 148.733
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Failed to generate the HDL dlhdl
The supported versions are here: https://www.mathworks.com/help/hdlcoder/gs/language-and-tool-version-support.html This page ...
11 maanden ago | 0
How to initialize Xilinx UltraRAMs?
My understanding is that you're correct, and that there's no easy way around it. Since the hardware doesn't support initializin...
meer dan een jaar ago | 0
Efficient packing of data for BlockRAMs, UltraRAMs
The RAM block interprets vectors of data to mean you want separate RAM banks. In order to store and retreive the data as a sing...
meer dan een jaar ago | 3
| accepted
imread error obtaining file type
Do the 4 bytes at the beginning of the files' data match one of the numbers defined by the tif file format? If not, and if that...
meer dan een jaar ago | 0
HDL Counter with programmable limit
Would a free running counter with a reset port connected to a comparison work for your use case?
meer dan een jaar ago | 0
| accepted
Matlab HDL coder error: reptmat is not supported, but in the documentation it is.
Specifying parameters with the syntax ProductWordLength=24 is not yet supported by HDL Coder. The call to fimath can be changed...
meer dan een jaar ago | 0
Generating asynchronous delays with HDL coder in Simulink
Since transport delays, inertial delays, and wait statements are simulation-only, non-synthesized VHDL constructs that are ignor...
meer dan een jaar ago | 0
| accepted
How to control custom Altera/Intel FPGA board using Simulink
That message means it is expecting plugin_board.m to be located at "+DE10NANO_Registration/+qsys_base/plugin_board.m" and either...
meer dan een jaar ago | 0
| accepted
Unable to perform assignment because brace indexing is not supported for variables of this type.
It looks like sub_matrix is a matrix rather than a cell array, so it should be accessed with parenthesis: sub_matrix(i, j) = ....
meer dan een jaar ago | 0
HDLCoder hdl.ram: Error System Object methods can only be called once
The problem here isn't that you're using both ram_2p and ram_rx (that is allowed), but that HDL Coder doesn't know this access p...
meer dan een jaar ago | 0
| accepted
Get error using hdl.ram
Calling "step" inside of a loop is not currently supported. Instead of having this loop inside of the design executing 128 time...
meer dan een jaar ago | 0
Why does my simulink chart generate an error with data type fixdt(0,8,0) or fixdt(0,16,0) but not other sizes 7,9,10 etc.
As a workaround, you may be able to define the type directly inside of the symbols pane, or if it is an input set the type to in...
bijna 2 jaar ago | 0
HDL Coder Variable Size Matrix
coder.varsize is declaring a variable size matrix: https://www.mathworks.com/help/coder/ref/coder.varsize.html Initializing t...
bijna 2 jaar ago | 0
| accepted
This text contains non-empty top-level expressions. It appears to be a script.
HDL Coder is expecting a function, rather than a script: https://www.mathworks.com/help/matlab/matlab_prog/create-functions-in-...
bijna 2 jaar ago | 1