photo

Igor Freire


Universidade Federal do Pará

Last seen: 4 maanden ago |  Active since 2017

Followers: 0   Following: 0

Message

Statistics

  • Thankful Level 1

View badges

Feeds

View by

Answered
Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, Thanks for the information. These alternatives may be helpful at some point. However, I think the use that I was envision...

bijna 8 jaar ago | 0

Question


Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, I would like to generate a baseband processor IP using HDL coder and implement it on an FPGA connected to Simulink (in th...

bijna 8 jaar ago | 2 answers | 0

2

answers