photo

Eldin Ramic


Last seen: 13 dagen ago |  Active since 2023

Followers: 0   Following: 0

Statistics

  • Thankful Level 1

View badges

Feeds

View by

Question


is it possible to prevent the compiler from using variables in generated VHDL code?
Hi, is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rul...

9 maanden ago | 0 answers | 0

0

answers

Question


How do i define an array as a HDL input?
Hi, I want to use an array as an input type in my HDL model, e.g [uint8; uint8], but the following error is generated: Expre...

9 maanden ago | 2 answers | 0

2

answers