Statistics
RANK
79,005
of 300,953
REPUTATION
0
CONTRIBUTIONS
2 Questions
1 Answer
ANSWER ACCEPTANCE
0.0%
VOTES RECEIVED
0
RANK
of 21,123
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 171,946
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Discussions
AVERAGE NO. OF LIKES
Feeds
Question
FPGA-in-the-Loop (FIL) Simulink Block Creation
Hello, I am having difficulty in creating a FIL block to perform median filtering on a data stream. I have been using the "FIL...
7 years ago | 1 answer | 0
1
answer"Error: Synthesis failed", "HDL compilation failed"
I have solved the problem: Vivado and MATLAB were missing a license file needed to synthesize and implement the program.
7 years ago | 0
Question
"Error: Synthesis failed", "HDL compilation failed"
Hello, I am having trouble generating an FPGA-in-the-loop (FIL) test bench. When compiling, it gets as far as "wait_on_run sy...
7 years ago | 1 answer | 0
