Shady
Followers: 0 Following: 0
Python, C++, MATLAB, Arduino
Statistics
1 Question
0 Answers
RANK
122.676
of 295.569
REPUTATION
0
CONTRIBUTIONS
1 Question
0 Answers
ANSWER ACCEPTANCE
100.0%
VOTES RECEIVED
0
RANK
of 20.247
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 154.105
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Accept 1 answer given by other contributors
Awarded to Shady on 15 Sep 2022
Publish your first review
Awarded to Shady on 18 Dec 2020
Feeds
Question
HDL System Blockset FPGA design generation Error
I am trying to downsample my data in FPGA using xilinx SoC blockset. I downsampled data using FIR Filters and downsampler and it...
meer dan 2 jaar ago | 1 answer | 0
1
answer
You can also select a web site from the following list
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom(English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)