Community Profile

photo

JT Ferrara

MathWorks

Last seen: 6 dagen ago Active since 2018

Statistics

  • 3 Month Streak
  • Revival Level 2
  • Knowledgeable Level 2
  • First Answer

View badges

Content Feed

View by

Answered
Multiple outputs from HDL block in simulink
Hi Muhammad, HDL Coder supports generating an IP core with multiple AXI4-Stream channels. There are two ways to generate such a...

ongeveer een maand ago | 0

Answered
Control the gain variable inside the generated IP block
Hi Anoop, This can be accomplished in two different ways: 1) Define a tunable parameter for your gain block, then map this tun...

3 maanden ago | 0

Answered
How to deploy the interface model to SD card of Xilinx Zynq ZCU102 kit so that it will run everytime I power up my hardware ?
Please check out this MATLAB Answers post on this topic: https://www.mathworks.com/matlabcentral/answers/474175-how-do-i-deploy...

4 maanden ago | 0

| accepted

Answered
No system or file called 'axiinterfacelib' found
You can also bypass this error message by unchecking the box for "Generate Software Interface Model" in Task 4.2.

4 maanden ago | 1

Answered
Processor and FPGA Synchronization in Coprocessing Mode
Hi Joaquin, When you select "Coprocessing -- Blocking mode", HDL Coder generates two synchronization registers in your IP core ...

5 maanden ago | 0

Answered
How do I assign external ports in the Workflow Advisor for the ADRV9361-Z7035 evaluation board mounted on the ADRV1-CRR-BOB
Hi Christian, Based on your description, it sounds like you are correctly specifying the external ports. Can you please check t...

5 maanden ago | 0

Answered
When mapping Input/Output data vector port to AXI4-Stream, Is there any way to enter 32-bit width data while using IP Core Generation workflow?
Hi Omer, There are two modeling styles you can use when mapping to an AXI4-Stream interface: (Sample-based modeling) Model the...

6 maanden ago | 0

Answered
HDL-Coder AXI-Vector Strobe Register validation model
Hi Tobias, The validation model generated by HDL Coder only compares the original DUT model against changes due to area and tim...

12 maanden ago | 1

Answered
mw_setbook command not found
The "mw_setboot" command is part of the MathWorks Linux image that comes with one of the following Embedded Coder hardware suppo...

bijna 2 jaar ago | 0

Answered
Rate transitions and HDL generation port requirement
Hi Michael, The error you are encountering is due to the input ports (which are connected to the AXI4-Stream Slave interface) r...

bijna 2 jaar ago | 0

| accepted

Answered
Required Linux image / utilitys for IntelSoC custom boards
Hi Dominique, The default programming method over the HPS assumes you are using the Mathworks Embedded Coder Linux image. Since...

bijna 2 jaar ago | 1

| accepted

Answered
How do I specify an FPGA output as interrupt source for the ARM processor in Zedboard
Hi Klaus, FPGA generated interrupts are not currently supported out-of-the-box, but can be accomplished by connecting a DUT por...

meer dan 2 jaar ago | 2

Answered
Is there a compatibility for the Dalsa Xtium-cl mx 4 frame grabber card under development
Hi James, The R2018b release of MATLAB is now available, and with it Teledyne DALSA Sapera support now uses driver version 8....

ongeveer 3 jaar ago | 1

Answered
Can I use The following Bluetooth adapter to connect the mambo mini drone to matlab?
Hi Luis, Compatible Bluetooth adapters for the PARROT Mambo must use the CSR Bluetooth stack, which your device does. The dev...

ongeveer 3 jaar ago | 0

Answered
How to create, connect and use a ni visa device in Matlab?
Hi Pirmin, The value for "rsrcname" is the resource name for the VISA instrument. The format for resource name depends on the...

meer dan 3 jaar ago | 1