photo

Man Sun


Active since 2017

Followers: 0   Following: 0

Statistics

Feeds

View by

Question


Simulink Design Verifier Dead Logic
I have recently used simulink design verifier to check my state machine model. And some dead logics are detected. But in fact th...

meer dan 7 jaar ago | 1 answer | 0

1

answer

Question


How to creat a condition in Stateflow, which is actually more like an event?
I am making a state machine in Simulation right now about a real control device. The request from the control device only last v...

meer dan 7 jaar ago | 0 answers | 0

0

answers