QPSK Modulation Verilog Code generation error?
1 view (last 30 days)
Show older comments
ali shan
on 4 Jun 2021
Answered: Bharath Venkataraman
on 7 Jun 2021
Hello
hope you are doing well.
i am using QPSK modulation IP and want to create Verilog code using that but it show me some error like mention in picture
0 Comments
Accepted Answer
Bharath Venkataraman
on 7 Jun 2021
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Please take a look at this example to see how you can change your design.
0 Comments
More Answers (0)
See Also
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!