Does Simulink Design Verifier dead logic analysis depend on model inputs?
1 view (last 30 days)
Show older comments
MathWorks Support Team
on 4 Mar 2020
Answered: MathWorks Support Team
on 6 Apr 2020
Why do I see different dead logic results when using a harness to pass inputs (with "Constant" blocks) as opposed to using "Inport" blocks?
Accepted Answer
MathWorks Support Team
on 4 Mar 2020
By default, Simulink Design Verifier will consider the full range of possible input values for only the root-level inports in the model. The possible values for all other model elements are treated as a function of the inports (and global variables). In the case of passing inputs with the "Constant" block, more dead logic will be detected since it will only consider those particular inputs and not the full range.
0 Comments
More Answers (0)
See Also
Categories
Find more on Best Practices for Simulink Design Verifier Analysis in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!