SIMULINK HDL coder error

1 view (last 30 days)
Yu Chen
Yu Chen on 29 Jan 2018
Edited: Yu Chen on 29 Jan 2018
I want to change .m to verilog code. But he will not let me turn, showing "Ports with double or single data type are not supported in the" FPGA Turnkey "workflow. Please update the data type on inport," Y ". ' what can I do?I need this in put.

Accepted Answer

Kiran Kintali
Kiran Kintali on 29 Jan 2018
Edited: Kiran Kintali on 29 Jan 2018
Hi Yu,
You need to break the code into a testbench M file (script) and design M file (function); the testbench calls the design which is a function with inputs and outputs. Typically you will translate the design M file to Verilog code using MATLAB HDLCoder workflow after fixed-point conversion.
Please follow instructions below.
  1 Comment
Yu Chen
Yu Chen on 29 Jan 2018
Edited: Yu Chen on 29 Jan 2018
Thank you very much for your reply, I missed the transmission of the testbench. My input is 4 images, so it said 'HDL Code generation does not support 2D-matrices as function inputs.' And I am using norm, it said it does not support, how should I make this change?

Sign in to comment.

More Answers (0)


Find more on Code Generation in Help Center and File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!