Jack Erickson, MathWorks
FPGA and ASIC hardware is a fixed set of resources. Typically, the most efficient way to configure a Simulink® model to run on target hardware is to convert the data types and arithmetic operations to use fixed-point types. Fixed-Point Designer™ automates and manages this process. But some designs and operations require a high-dynamic range, making it difficult to find an efficient fixed-point implementation. HDL Coder™ now supports native floating-point code generation, where you can implement your high-dynamic range operations in single-precision floating point, and generate VHDL or Verilog® code directly without converting to fixed-point types and operations.
Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .Select web site
You can also select a web site from the following list:
Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.