Trial software

How to have multiple clock inputs on IP Core generated by HDL Coder?

1 view (last 30 days)

Show older comments

Alex Aronov on 13 Mar 2020

0
Link

Direct link to this question

https://nl.mathworks.com/matlabcentral/answers/510753-how-to-have-multiple-clock-inputs-on-ip-core-generated-by-hdl-coder

I need to have 2 clock inputs on IP Core generated by HDL Coder.

Vivado allows it, but HDL Coder flags an error and demands to change settings to a single clock input.

Why would HDL Coder do that while Xilinx allows IP Core with multiple clock inputs?

Any adwise?

0 Comments
Show -2 older commentsHide -2 older comments

Sign in to comment.

Sign in to answer this question.

Answers (0)

Sign in to answer this question.

Categories

Code Generation HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

FPGA, ASIC, and SoC Development HDL Coder HDL Coder Supported Hardware Xilinx FPGA and SoC Devices

Find more on Xilinx FPGA and SoC Devices in Help Center and File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Trial software