This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

HDL Code Generation

Generate HDL code for vision algorithms using HDL Coder™ and hardware-friendly blocks from Vision HDL Toolbox™.

Computer Vision Toolbox™ provides vision algorithm modeling at a high level of abstraction. The blocks, objects, and functions perform full-frame processing, operating on one image frame at a time. However, FPGA or ASIC systems perform pixel-stream processing, operating on one image pixel at a time. Vision HDL Toolbox™ provides libraries of vision algorithms that use a pixel-streaming interface, and have a hardware-friendly implementation. For instance, Vision HDL Toolbox provides algorithms for automated driving, feature detection, and camera pipeline applications.

You can generate target-independent synthesizable Verilog® and VHDL® code from Vision HDL Toolbox blocks and objects using HDL Coder.

Featured Examples