Main Content

SM PSS1A

Discrete-time or continuous-time single input PSS1A power system stabilizer

  • Library:
  • Simscape / Electrical / Control / SM Control

  • SM PSS1A block

Description

The SM PSS1A block implements a single-input PSS1A power system stabilizer (PSS) that maintains rotor angle stability in a synchronous machine (SM) in conformance with IEEE 421.5-2016[1]. Typically, you use a PSS to enhance the damping of power system oscillations through excitation control.

You can switch between continuous and discrete implementations of the block by using the Sample time (-1 for inherited) parameter. To configure the integrator for continuous time, set the Sample time (-1 for inherited) property to 0. To configure the integrator for discrete time, set the Sample time (-1 for inherited) property to a positive, nonzero value, or to -1 to inherit the sample time from an upstream block.

This diagram illustrates the overall structure of the PSS1A power system stabilizer:

In the diagram:

Ports

Input

expand all

Per-unit speed, frequency of the terminal bus voltage, compensated frequency, or electrical power, specified as a scalar.

Data Types: single | double

Output

expand all

Automatic voltage regulator input stabilization signal, as limited by VST_min and VST_max, returned as a scalar.

Data Types: single | double

Parameters

expand all

Power system stabilizer forward path gain.

Power system stabilizer signal conditioning filter coefficient 1.

Power system stabilizer signal conditioning filter coefficient 2.

Lead time constant 1, associated with the first Lead-Lag block in the diagram.

Lag time constant 2, associated with the first Lead-Lag block in the diagram.

Lead time constant 3, associated with the second Lead-Lag block in the diagram.

Lag time constant 4, associated with the second Lead-Lag block in the diagram.

Washout time constant, associated with the Washout block in the diagram.

Transducer time constant, associated with the Low-Pass Filter block in the diagram.

Maximum power system stabilizer output to the automatic voltage regulator (AVR).

Minimum power system stabilizer output to the automatic voltage regulator (AVR).

Time between consecutive block executions. During execution, the block produces outputs and, if appropriate, updates its internal state. For more information, see What Is Sample Time? and Specify Sample Time.

For inherited discrete-time operation, set the sample time to -1. For discrete-time operation, set the sample time to a positive scalar. For continuous-time operation, set the sample time to 0.

References

[1] IEEE Recommended Practice for Excitation System Models for Power System Stability Studies. IEEE Std 421.5-2016. Piscataway, NJ: IEEE-SA, 2016.

[2] Kundur, P. Power System Stability and Control. New York, NY: McGraw Hill, 1993.

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

Introduced in R2018b