Answered
HDL Coder 'abs' : Double and complex data types not supported.
This is currently a limitation on the Abs block. https://www.mathworks.com/help/simulink/slref/mathfunction.html In the interi...

6 years ago | 0

Answered
Getting timing closure for HDL Coder IP with multicycle paths
Please contact support@mathworks.com for help on this topic. Can you share the Simulink model with us to better answer the quest...

6 years ago | 0

| accepted

Answered
Why do I receive an assertion in portmgr.cpp:340:Error: Invalid port index 13 requested when 12 is the max port index for comp
Thank you. Great to know you found a reasonable workaround for the issue. If you can still share the reproduction steps for the...

6 years ago | 0

Answered
Why do I receive an assertion in portmgr.cpp:340:Error: Invalid port index 13 requested when 12 is the max port index for comp
This is not expected and you are run into an internal error. Can you submit reproduction steps to support@mathworks.com? than...

6 years ago | 0

| accepted

Answered
how can i fixe problems status code 2
please send your code and reproduction steps to support@mathworks.com Thanks

6 years ago | 0

Answered
How to define parameter for HDL algorithm.
Can you please elaborate on your question? Have you looked at the product documentation? please reach out to support@mathworks....

6 years ago | 0

Answered
Simscape for HDL code generation
Support for multiple simscape networks is planned. Please share your usecases or sample models with us support@mathworks.com In...

6 years ago | 0

| accepted

Answered
Error during HDL Code generation: Not enough input arguments. Error in emlcprivate at 0
can you please contact support@mathworks.com with reproduction steps (design and test bench)? Thanks

6 years ago | 0

Answered
How to determine where HDL coder's clock-rate pipelining runs into an algebraic loop?
Please reach out to support@mathworks.com with reproduction steps. It looks like the highlight script that points to the problem...

6 years ago | 0

Answered
Connection problem between Zybo z7 10 and Matlab
The error seems to be from the “zynq” function, which originates from the Embedded Coder Zynq HSP (Hardware Support Package). We...

6 years ago | 0

Answered
How to write ladder logic in Simulink?
Hi John, Can you please check the capability to import and generate ladder diagrams in Simulink PLC Coder? Import Rockwell Aut...

7 years ago | 1

| accepted

Answered
Error in conversion of simulink model into verilog code?
Absence of the necessary files shows you seem to have installation issues. Can you please do a clean reinstall and if it doesn...

7 years ago | 0

| accepted

Answered
How to build a simulink model which can generate HDL coder to resize images or videos?
Sharing a HDL Coder friendly model to convert 720x1280 HDMI input signal to 240x320 video signal within Zynq PL side on ZC702, a...

7 years ago | 1

Answered
MATLAB CODE TO HDL
The file structure should be as follows 1) design under test file dut.m 2) test bench file dut_tb.m The file 'dut.m' ...

7 years ago | 0

Answered
HDL CODER. i need to deal with pins of the output port one by one not as 8 bit . how i can do this ?
HDLCoder does support specification of which pin of the 8 bit to use to map to the DUT. Following example demonstrates how to ...

7 years ago | 2

| accepted

Answered
Using direct lookup table as input to a matlab function block in simulink => error in "Check Block Compatibility" of "HDL Workflow Advisor"
Can you please send the reproduction steps to kiran.kintali@mathworks.com? We can help further analyze the issue. thanks

7 years ago | 0

Answered
HDL CODER. i need to deal with pins of the output port one by one not as 8 bit . how i can do this ?
Can you please check 'eml_hdl_design_patterns' for examples? It has bit twiddler blocks and ideas on how bitslice and stream d...

7 years ago | 0

Answered
How can I create a subsystem which performs the opposite of the Multiport Switch block?
function [y1, y2, y3] = fcn(u, sel) y1 = 0; y2 = 0; y3 = 0; switch sel case 1 y1 = u + 1; case 2 ...

7 years ago | 0

Answered
About hdlsllib/HDL RAMs blocks
hdl.RAM is a system object and all RAM system blocks can be configured within variations of the system object. They have identic...

7 years ago | 0

| accepted

Answered
need help to solve fxpopt with neural network algorithm problem
Hi, Can you tell us what kind of help you are looking for on this example? thanks

7 years ago | 0

Answered
I want to convert this code into hdl, but blockproc function is not an allowed function in hdl code. Hence, not able to convert it. Is there any other function same as blockproc and accepted by hdl coder. If not, then what else can be done?
Hi, You can check hdlcoder supported style of MATLAB code in "matlab\toolbox\hdlcoder\hdlcoderdemos\matlabhdlcoderdemos" Can y...

7 years ago | 0

Answered
errors due to simulation generation,black box unable for inherit sample time from system generator
HDL Coder natively supports integrating external HDL code into HDL Coder designs via its BlackBox architecture, available on bot...

7 years ago | 2

Answered
Simulink tutorials/ examples for Zynq
https://www.mathworks.com/hardware-support/zynq.html

7 years ago | 0

Answered
Using HDL coder for Matlab Function block of Simulink
kiran.kintali@mathworks.com Can you share sample abstract MATLAB code and testbench on what you are describing here? type "em...

7 years ago | 0

| accepted

Answered
Can i use Simulink to cosimulate my implemented design?
https://www.mathworks.com/products/hdl-verifier.html Debug and Verify System Designs Use system test benches and golden refe...

7 years ago | 0

Answered
Simulink IIR filter coverification - Incomprehensible work
I understand you are using double precision floating point model and trying to generate HDL from the Simulink model using HDLCod...

7 years ago | 0

Answered
Import VHDL in simulink
>> help importhdl if you have Synthesizable subset of verilog you can import into Simulink using "importhdl" functionality. We ...

7 years ago | 1

Answered
Simulink: How to implement a basic Differential encoder in HDL coder?
An additional note not knowing fully your requirements <</matlabcentral/answers/uploaded_files/130467/diff_enc.png>> The d...

7 years ago | 0

| accepted

Answered
Simulink: How to implement a basic Differential encoder in HDL coder?
Please check if these shipping examples for differential encoding (QAM and QPSK) help? <https://www.mathworks.com/help/comm/e...

7 years ago | 0

Answered
Whenever I rerun HDL Workflow Advisor, this message always pops up. "Struct contents reference from a non-struct array object." Is this a bug?
This is a bug and is not expected behavior. Please contact tech support with reproduction steps. If you zip the current folder w...

7 years ago | 0