Dominik Rzepka
AGH University of Science and Technology
Followers: 0 Following: 0
Professional Interests: signal processing
Statistics
1 File
RANK
N/A
of 289.754
REPUTATION
N/A
CONTRIBUTIONS
0 Questions
0 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
0
RANK
5.112 of 19.582
REPUTATION
246
AVERAGE RATING
5.00
CONTRIBUTIONS
1 File
DOWNLOADS
8
ALL TIME DOWNLOADS
2361
RANK
of 144.136
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Your submissions received 1 five star rating
Awarded to Dominik Rzepka on 04 Apr 2020
Your submissions were downloaded 10 or more times in a month
Awarded to Dominik Rzepka on 01 Nov 2019
Publish your first submission
Awarded to Dominik Rzepka on 09 Oct 2019
Feeds
Submitted
Simplest PLL
Very simple example of phase locked loop.
ongeveer 10 jaar ago | 8 downloads |
You can also select a web site from the following list
Americas
- América Latina (Español)
- Canada (English)
- United States (English)
Europe
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
Asia Pacific
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)