Dave Gutierrez
Followers: 0 Following: 0
Statistics
All
RANK
12.537
of 295.673
REPUTATION
4
CONTRIBUTIONS
0 Questions
5 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
0
RANK
of 20.262
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Answered
How do I add FPGA data capture IP core in existing Vivado project?
Hi Adriaan, If you are targeting a large board it might take a while to generate the bitstream. If you are not getting any erro...
How do I add FPGA data capture IP core in existing Vivado project?
Hi Adriaan, If you are targeting a large board it might take a while to generate the bitstream. If you are not getting any erro...
meer dan 5 jaar ago | 0
Answered
How do I add FPGA data capture IP core in existing Vivado project?
Adriaan, You need to add the generated HDL files to your project. It is not a Vivado IP. Thanks, David G
How do I add FPGA data capture IP core in existing Vivado project?
Adriaan, You need to add the generated HDL files to your project. It is not a Vivado IP. Thanks, David G
meer dan 5 jaar ago | 0
Answered
dpigen: support for converting matlab fi data-type to systemverilog bit-vectors instead of shortint/int
Hi Krishnan, If you use the flag "-FixedPointDataType BitVector" or "-FixedPointDataType LogicVector" you can get the desired i...
dpigen: support for converting matlab fi data-type to systemverilog bit-vectors instead of shortint/int
Hi Krishnan, If you use the flag "-FixedPointDataType BitVector" or "-FixedPointDataType LogicVector" you can get the desired i...
meer dan 5 jaar ago | 0
Answered
Communication Speed of "FPGA in the loop" in different communication ways?
-should I buy a new board with eth support or pcie support? yes. FIL supports PCIe and Ethernet. The supported hardware for X...
Communication Speed of "FPGA in the loop" in different communication ways?
-should I buy a new board with eth support or pcie support? yes. FIL supports PCIe and Ethernet. The supported hardware for X...
meer dan 5 jaar ago | 0
| accepted
Answered
How can I get correct simulation result from generated SystemVerilog model in which DPI-C setparam function has vector parameter
1. The DPI-C component uses unpacked arrays so I will try removing the " ' " infront of " '{den3,den2,den1,den0} ". 2.Where a...
How can I get correct simulation result from generated SystemVerilog model in which DPI-C setparam function has vector parameter
1. The DPI-C component uses unpacked arrays so I will try removing the " ' " infront of " '{den3,den2,den1,den0} ". 2.Where a...
meer dan 7 jaar ago | 0