Community Profile

photo

Michael Felger


Last seen: 10 dagen ago |  Active since 2019

Followers: 0   Following: 0

Statistics

  • Thankful Level 3
  • First Answer
  • Revival Level 1

View badges

Feeds

View by

Question


How to set Unconditional Transition State for Else Statement in HDL Coder with a Counter?
Hi, in the HDL Coder Guideline, it is recommended to insert an unconditional Else transition: "Insert Unconditional Transition ...

17 dagen ago | 1 answer | 0

1

answer

Question


Simulink - Bus Creatro - how to set unused bus to "zero"?
Hi, in my model, I use many buses with many more signals, which go to different subsystems. For different testcases, only some...

8 maanden ago | 1 answer | 0

1

answer

Answered
How do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...

11 maanden ago | 0

Question


The top design unit selected for HDL code generation may not be inside a triggered subsystem.
Hi, why was this limitation intoduced in Matlab? In Matlab 2019, this limitation is not there. I wanted to port my model to Ma...

bijna 2 jaar ago | 1 answer | 0

1

answer

Question


HDL Coder reset - asynchronous and synchronous possible?
Hi, is it possible to generate HDL code with both, asynchronous and synchronous reset? https://de.mathworks.com/help/hdlfilter...

ongeveer 4 jaar ago | 1 answer | 0

1

answer

Question


stateflow hdl code generation hierachy flatten
Hi, I use stateflow for HDL-Code generation of an fsm. The stateflow has several hierachies. The hierachies are mainly for rea...

ongeveer 4 jaar ago | 1 answer | 0

1

answer

Question


HDL Coder custom file header - settings
Hi, generating VHDL-Code with HDL coder, there are some informations (like filename, date, module) in the default header. It ...

meer dan 4 jaar ago | 1 answer | 0

1

answer

Question


HDL Coder to / downto order
Hi, I'm using HDL Coder to generade VHDL code for a simulink block. In the entity, the port order is generated as follow: for...

meer dan 4 jaar ago | 2 answers | 0

2

answers

Answered
How do you generate a registered output from Stateflow?
I have exactly the same question!

meer dan 4 jaar ago | 0

Question


HDL Coder 'abs' : Double and complex data types not supported.
I'm using a simulink model to generate HDL code for simulation, with double values. The error is clear, as "Double and complex ...

meer dan 4 jaar ago | 1 answer | 0

1

answer

Question


stateflow variant states possible?
Is is possible to add variants of a state inside a stateflow diagram, similar to variant subsystems in simulink?

bijna 5 jaar ago | 3 answers | 1

3

answers

Question


Why don't i get a data type mismatch error?
Hi, following is inside my simulink model: a Stateflow chart, inside this chart: a 2-dimensional array a(5,5), data type...

bijna 5 jaar ago | 0 answers | 0

0

answers

Question


HDL Coder disable Clock Enable output port
How can I disable the Clock Enable output port in generated VDHL-Code? I can specify the name In HDL Code Generation -> Global ...

ongeveer 5 jaar ago | 2 answers | 0

2

answers

Question


How do I display logged local data of stateflow in Logic Analyzer
I would like to log a Local variable in a stateflow diagram and view it in the Logic Analyzer together with other signals. I've...

ongeveer 5 jaar ago | 1 answer | 0

1

answer