Avnet RFSoC Explorer

version 2.2.0 (94 MB) by Avnet
Connect to AMD-Xilinx UltraScale+ RFSoC data converters. Perform analysis in MATLAB and Simulink. Deploy algorithms with HDL Coder.


Updated 10 Aug 2022

View License

Connect to AMD-Xilinx RFSoC using MATLAB and Simulink
Avnet RFSoC Explorer® provides a visual interface to AMD-Xilinx Zynq® UltraScale+™ RFSoC using MATLAB and Simulink. An intuitive API enables programmatic control of all RF-ADC and RF-DAC parameters, signal generation, acquisition. System designers who want to test OTA signals can use Avnet RFSoC Explorer to control supported RF front-end cards for popular AMD-Xilinx RFSoC evaluation kits. Algorithm designers can generate IP cores for execution on RFSoC platforms.
Support and Documentation
Characterize RFSoC Performance
Development with AMD-Xilinx Zynq UltraScale+ RFSoC starts by characterizing the data converter subsystem using Avnet RFSoC Explorer. Avnet RFSoC Explorer enables you to use MATLAB and Simulink to stream standards-compliant 5G, LTE, and custom waveforms to and from hardware.
Avnet RFSoC Explorer System Diagram
Perform Over-the-Air Tests with RF Front-end Cards
Avnet RFSoC Explorer enables OTA testing by integrating control of RF front-ends connected to AMD-Xilinx Zynq UltraScale+ RFSoC Gen1 and Gen3 Evaluation Kits. Explore the entire signal chain in LTE 1800 MHz band-3 and mmWave bands between 19 and 31 GHz.
Supported platforms for RFSoC characterization and OTA test:
Write Test Scripts Easily with API and Auto-complete
Quickly write scripts that programmatically control of all RFSoC data converter parameters and RF add-on card signal chains. Auto-complete suggests commands and arguments to help you efficiently use the API.
Import Spreadsheet Presets for Automated Testing
Use the spreadsheet import capability (File > Open) to load sequenced presets into Avnet RFSoC Explorer and run comprehensive and repeatable test suites.
Deploy HDL Code for RFSoC
When you move into algorithm development, Avnet RFSoC Explorer Support for HDL Coder™ enables generation of IP cores that can integrate into RFSoC devices using AMD-Xilinx Vivado® Design Suite.
Avnet RFSoC Explorer HDL Coder Suppport for ZCU208
Supported platforms for HDL code generation:
With this support package you can generate HDL code and port mappings to I/O and AXI registers to build connections to RF tiles and DDR memory, and interactively control the FPGA design from MATLAB.

Cite As

Avnet (2022). Avnet RFSoC Explorer (https://www.mathworks.com/matlabcentral/fileexchange/73665-avnet-rfsoc-explorer), MATLAB Central File Exchange. Retrieved .

MATLAB Release Compatibility
Created with R2022a
Compatible with R2021b to R2022a
Platform Compatibility
Windows macOS Linux

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!