Is FTDI USB-JTAG supported for FPGA-in-the-Loop (FIL) simulation with HDL Verifier?

9 views (last 30 days)
I use the example model "fil_pid.slx". I go through HDL Workflow Advisor for this model to load it to my Xilinx FPGA board. All of the steps pass and the model is successfully loaded onto the board. When I try to run the model with FPGA-in-the-Loop (FIL), however, I get the following error when using MATLAB R2019a:
Did not find any Digilent(R) JTAG cable. Make sure that the cable is connected to your computer.
Failed to initialize the RTIOStream library.
My board uses an FTDI chip for its USB-JTAG connection. I have checked my JTAG connection and I am able to see that I am connected to the board. I am able to successfully load programs through this connection.

Accepted Answer

MathWorks Support Team
MathWorks Support Team on 23 Nov 2023
Edited: MathWorks Support Team on 23 Nov 2023
UPDATE: Starting in R2021b, FTDI USB-JTAG connections are supported for FPGA-in-the-Loop (FIL) simulations.
In R2021a and earlier, only MATLAB as AXI Master and FPGA Data Capture applications are supported with an FTDI USB-JTAG connection, while FIL simulations are not. This will cause the error seen above.
See the link below for JTAG requirements with HDL Verifier (adjust the URL to match your MATLAB release):
For boards using a Digilent JTAG chip, FIL applications have been supported since R2015a. For boards with a standard Xilinx 14-pin JTAG connector, use an HS2 or HS3 cable from Digilent and use that for JTAG FIL simulations:

More Answers (0)

Tags

No tags entered yet.

Products


Release

R2021b

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!