FPGA in the Loop (timing constraints?)

4 views (last 30 days)
legendbb
legendbb on 20 Aug 2012
Where were timing constraints defined for FIL?
I've noticed the .ucf file generated. But where was the input to those values?
What's the proper way to change click rate if I'd rather run FIL in a different clock rate?
Thanks
  2 Comments
legendbb
legendbb on 10 Sep 2012
Edited: legendbb on 10 Sep 2012
Read deep in one of the FIL project, found out the clock feed to DUT is actually clkin/8. For Xilinx sp605, CLKDV_DIVIDE = 8, clkin to DUT is 200MHz/8 = 25MHz.
I don't know if adjusting timing directly inside FIL project will screw up the whole synchronous or not. I will try out.
But lack of documentation nor comments here, I don't really understand what's the proper way to run DUT FIL at faster speed.
Jonathan Rodrick
Jonathan Rodrick on 9 Dec 2012
Hi, did you manage to figure out how to manage the clock rate? I'm using an Altera board. My DUT clock is also 25MHz and cannot figure out how to change this. I've tried constraining my designs clock to 50MHz and adding the constraint file to FIL wizard but this didn't work.
Thanks, Jon

Sign in to comment.

Answers (0)

Categories

Find more on FPGA, ASIC, and SoC Development in Help Center and File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!