Main Content

RFDC Bus Creator

Convert control signals into RF Data Converter real-time interface-compatible bus

  • Library:
  • SoC Blockset Support Package for Xilinx Devices / SDR / RFDataConverter

  • RFDC Bus Creator block

Description

The RFDC Bus Creator block combines a set of control signals into an RF Data Converter real-time interface-compatible bus. The block accepts control signals and outputs a bus.

Port configurations for this block vary based on your control type selection.

Parameter ConfigurationEnabled Input Ports

Set Control type to NCO.

NCOFrequency
NCOPhase
NCOPhaseReset
NCOUpdateEnable

Set Control type to Threshold.

PLEvent
clearOverRange

Set Control type to Threshold and select Gen 3.

PLEvent
clearOverRange
clearOverVoltage

Set Control type to NCO and threshold.

NCOFrequency
NCOPhase
NCOPhaseReset
NCOUpdateEnable
PLEvent
clearOverRange

Set Control type to NCO and threshold and select Gen 3.

NCOFrequency
NCOPhase
NCOPhaseReset
NCOUpdateEnable
PLEvent
clearOverRange
clearOverVoltage

Ports

Input

expand all

Frequency for the numerically controlled oscillator (NCO) mixer, specified as a scalar. The NCO frequency value ranges from –Fs/2 to Fs/2, where Fs is the sample rate in Hz.

The block calculates the RF Data Converter real-time interface-compatible NCO frequency as NCOFrequency x (248 / Fs).

Dependencies

To enable this port, set Control type to NCO or NCO and threshold.

Data Types: fixdt(1,48,0)

Phase value for the output of the NCO mixer, specified as a scalar. The NCO phase value ranges from –180 to 180 degrees.

The block calculates the RF Data Converter real-time interface-compatible NCO phase as NCOPhase x (218 / 360).

Dependencies

To enable this port, set Control type to NCO or NCO and threshold.

Data Types: fixdt(1,18,0)

Control signal that resets the NCO phase offset, specified as a Boolean scalar.

Dependencies

To enable this port, set Control type to NCO or NCO and threshold.

Data Types: Boolean

Control signal that determines which NCO frequency and phase bits to update, specified as a scalar. Set the bits in this signal to High to update the following bits of the frequency and phase value of the NCO.

  • Bit 5 — Reset the phase offset to 0

  • Bit 4 — NCOPhase[17:16]

  • Bit 3 — NCOPhase[15:0]

  • Bit 2 — NCOFrequency[47:32]

  • Bit 1 — NCOFrequency[31:16]

  • Bit 0 — NCOFrequency[15:0]

For example, if you set only the bit 1 and bit 0 of NCOUpdateEnable to High, only the NCO frequency gets an update in its value on an update event.

Dependencies

To enable this port, set Control type to NCO or NCO and threshold.

Data Types: fixdt(0,6,0)

Control signal that clears the threshold status signal, specified as a Boolean scalar.

Dependencies

To enable this port, set Control type to Threshold or NCO and threshold.

Data Types: Boolean

Control signal that clears the over range signal, specified as a Boolean scalar.

Dependencies

To enable this port, set Control type to Threshold or NCO and threshold.

Data Types: Boolean

Control signal that clears the over voltage signal, specified as a Boolean scalar.

Dependencies

To enable this port, set Control type to Threshold or NCO and threshold and select Gen 3.

Data Types: Boolean

Output

expand all

Output control bus, returned as a bus.

Data Types: DUT2RFDCRealTimeCtrlBusObj

Parameters

expand all

Specify the type of control.

  • NCO — Connect DUT NCO control signals to the RF Data Converter block.

  • Threshold — Connect DUT threshold control signals to the RF Data Converter block.

  • NCO and threshold — Connect DUT NCO and threshold control signals to the RF Data Converter block.

The input ports of the block vary based on the type of Control type that you select. For more details, see Description.

Select this parameter to add ports for Gen 3 Zynq® UltraScale+™ RFSoC devices.

Dependencies

To enable this parameter, set Control type to Threshold or NCO and threshold.

Extended Capabilities

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

Version History

Introduced in R2022a