This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Filter Design HDL Coder

Generate HDL code for fixed-point filters

Filter Design HDL Coder™ generates synthesizable, portable VHDL® and Verilog® code for implementing fixed-point filters designed with MATLAB® on FPGAs or ASICs. It automatically creates VHDL and Verilog test benches for simulating, testing, and verifying the generated code.

Getting Started

Learn the basics of Filter Design HDL Coder

Code Generation Fundamentals

HDL code generation startup, language selection, HDL code generation scripts

Filter Configuration Options

Single rate, multirate, cascaded, other advanced digital filters


Resource usage, clock speed, chip area, latency


File names and locations, identifiers and comments, ports and resets, HDL language constructs


HDL test bench generation, and cosimulation with third party EDA tools

Synthesis and Workflow Automation

Compilation, simulation, and synthesis script generation