configureDACTile
Description
configureDACTile(
configures the source and reference clock of the phase-locked loop (PLL) and sampling rate
of the specified DAC tile.rfDataConverter
,tileId
,PLLSrc
,PLLRefClk
,samplingRate
)
Input Arguments
Version History
Introduced in R2020b